A 3.1-10.6 GHz Hybrid Class-F Class-E Power Amplifier

Soha nabil

electrical department Faculty of Engineering, Minia University, Egypt

*Corresponding author(s). Email: soha91677@gmail.com

Abstract—A hybrid class-F-class-E power amplifier (PA) with proposed inductor-capacitor (LC) interstage was designed and simulated using 130-nm CMOS technology. The driver stage (class-F) is employed to operate as a switch to improve the efficiency of the designed UWB-PA. The proposed inductor-capacitor (LC) inter-stage is used to improve the linearity of the proposed PA. The class-E PA is used as the main stage to enhance gain and output power. The proposed circuit operates in the ultra-wideband band from 3.1 GHz to 10.6 GHz. The designed circuit achieves a 26.4-dBm output power, a power added efficiency (PAE) of 54%, an output referred IP3 (OIP3) of greater than 33-dBm and a 27-dB maximum gain. Moreover, the circuit realized ±44 ps group delay variation. The proposed circuit satisfies the need for class-E amplifiers with fast input exchange signals, such amplifiers are required to realize zero voltage and zero derivative switching (ZVDS) without adding a large dissipation, which is achieved via the use of a class-F PA as the driver stage. This circuit provides high PAE and good linearity.

Keywords— Class-F, Class-E, power amplifier, linearity and power-added efficiency

1. Introduction

The heavy usage of cellular 4G has made the notion of 5G an attractive business proposition. As the first release of the 5G standard is approaching, leading operators worldwide are preparing for their initial 5G launch. Because the 3.5 GHz band (3.3 GHz-3.8 GHz) will be the dominant mid-band choice for these early 5G deployments, its coverage capability will have a big influence on the strategy choice of the 5G operators. The power amplifier (PA) proposed in this work is designed to be used as the last stage in the transmitter for 5G at 3.5 GHz. Class-E PAs have been widely utilized within Wi-Fi communications owing to their simple circuits and high efficiency. One of the main problems in the class-E PA is obtaining the input signal. We must apply a square signal to switch the PA from the on state to the off state and vice versa in order to reduce the transition time. Logic gates are usually used to generate such a waveform at high frequencies, but that method leads to large power dissipation [1]. To solve this problem, input frequency harmonics are generated and combined to produce a square wave signal. This can be done by using a class-F power amplifier configured with a tuned LC parallel tank. The class-F PA has zero impedances at even-order harmonics and infinite impedances at odd-order harmonics, which creates half-sinusoidal current and square voltage [2]. The first tuned LC tank is adjusted to be at the first harmonic of the input frequency, and the other is tuned to the third harmonic [1]. This process will produce the voltage of the drain with the essential first and third harmonic signal. This can be used as an approximation of a square wave signal. This signal will be applied to the input of a class-E PA to avoid long transition times. The usage of the class-F PA driver stage increases the PA efficiency but reduces the linearity of the Class-E PA, for this reason, inductor-capacitor (LC) inter-stage circuit is used to improve the linearity of the PA.

II Driver Stage Class-F PA

Class-F PAs have been utilized to increase the efficiency and the output power of class-E PAs. This can be achieved by using multiple odd harmonic resonators LC tanks in the output network, as shown in figure (1). Using multiple odd harmonic resonators provides high impedance at the PA drain, which results in a small current. This process ensures only voltage signal will appear at odd harmonics and only current signal will appear at even harmonics. Thus, the drain current and the drain voltage waveforms are created without any overlap between them. This technique yields high efficiency and low power consumption, which also reduces the need for extra filtering and the harmonic power can be reduced. Another configuration that can be used to realize a class-F PA is displayed in figure (2). The L1-C1 that resonates at the second harmonic gets to be inductive load at the third harmonic, and the L2-C2 that resonates at the fourth harmonic gets to be capacitive load at the third harmonic. As a result, the parallel equivalent inductor and capacitor have a third harmonic resonance. Hence, the impedance of the third harmonic becomes very high, which helps to improve the operation efficiency of the class-F PA [3]. In an ideal case, the signal of the voltage should be close to a square signal and the signal of the current should be close to a half sine signal as shown in figure (3). There is no overlap between the drain current and drain voltage, so the power dissipation over the transistor is reduced, driving with 100% efficiency [4].

Revised:25 June, 2022, Accepted:6October, 2022
The $V_{DS}$ of the class-F PA with odd harmonics can be composed according to,

$$V_{DS} = V_{DD} - V_m \cos(\omega_o t) + \sum_{n=3,5,7...} V_{mn} \cos(n\omega_o t)$$  \hspace{1cm} (1)

where $V_{DD}$ is the voltage of the supply, $V_m$ is fundamental component of the drain voltage, $V_{mn}$ is the amplitude of $n$-th harmonic of $V_{DS}$, and $\omega_o$ is the angular frequency at the operating frequency. The drain current $i_D$ is given by,

$$i_D = I_{DD} + I_m \cos(\omega_o t) + \sum_{n=2,4,6...} I_{mn} \cos(n\omega_o t)$$  \hspace{1cm} (2)

where $I_{DD}$ is the DC current from $V_{DD}$, $I_m$ is the drain current of the basic component, and $I_{mn}$ is the amplitude of $n$-th harmonic of $i_D$ [3]. We see from equations (1) and (2) that there is no power at the harmonics of the system because there is no current or voltage displayed at the same harmonic frequency as the drain voltage wave displayed at the odd harmonics and the drain current wave displayed at the even harmonics [5].

### III Inductor-Capacitor (LC) Interstage

One drawback of the class-E PA is its low linearity characteristics. Nonlinearity can be defined as the existence of higher-order harmonics; the inductor-capacitor (LC) interstage, which operates as an integrated passive predistortion linearizer, produces an anti-phase between the input and the output signals, which cancels out the unwanted signals generated by the PA. From Figure 4, the PA’s input and output voltages can be given as follows[6]:

$$v_{out} = a_0 + a_1 v_i + a_2 v_i^2 + a_3 v_i^3$$  \hspace{1cm} (3)

$$v_i = b_0 + b_1 v_i + b_2 v_i^2 + b_3 v_i^3.$$  \hspace{1cm} (4)

While the fundamental, second, and third harmonics of the voltages $V_i$ and $V_o$, respectively, are represented by the coefficients $a_{1,2,3}$ and $b_{1,2,3}$. The DC components are $a_0$ and $b_0$, and the output voltage is $V_{out}$ while the gate voltage is $V_i$. By substituting Equation (4) into Equation (3) and considering the third-order components and fundamentals, we have

$$V_{out} = a_1 (b_1 v_i + b_2 v_i^2 + b_3 v_i^3) + a_3 (b_1 v_i + b_2 v_i^2 + b_3 v_i^3)^3$$

$$= a_1 b_1 v_i + a_3 b_1^3 v_i^3 + 3 a_3 b_1 b_2 v_i^2 + 3 a_3 b_2^3 v_i^3 + a_3 b_3^3 v_i^3$$  \hspace{1cm} (5)

To cancel out the part of the third order components:

$$a_1 b_3 + a_3 b_1^2 = 0$$  \hspace{1cm} (6)

$$b_3 = -\frac{a_1 b_1^2}{a_3}$$  \hspace{1cm} (7)

By setting the fundamental amplitudes of $a_1$ and $b_1$ to 1, we have

$$b_3 = -a_3$$  \hspace{1cm} (8)
The PA's third intermodulation distortion (IMD3) will be cancelled by Equation (8). So we used the proposed inter-stage circuit which is formed by \( L_6 \), \( C_5 \) and \( C_6 \) between the class-F stage and the class-E stage for this purpose. Therefore, the linearity of the circuit is improved. To improve (GD) variations, the values of \( L_6 \), \( C_5 \), and \( C_6 \) are adjusted several times simultaneously, \( L_6 \), \( C_5 \), and \( C_6 \) values are enhanced and proposed to be 1.8nH, 1.2pf, and 1pf respectively. Figure 5 shows the effect of the inductor-capacitor (LC) inter-stage on the group delay (GD) variations.

### III. Main Stage Class-E PA

The class-E PA operates at very high operating frequencies, contingent on the value of the output capacitance necessary for the output-matching network [7]. At very high frequencies, the capacitance \( C_e \) limits the maximum efficiency. Figure (6) shows the basic configuration of the class-E PA that comprises a transistor, which is used as an active switch and a capacitor \( C_e \) which acts as a connected shunt with the transistor to obtain the zero voltage switching (ZVS) and zero-derivative switching (ZDS) situations of the class-E PA [8]. (ZVS/ZDS) situations exhibit low noise, zero switching loss, and they improve the constituent tolerances required for soft switching. An inductor \( L_p \) is used to ensure the current \( I_{DC} \) of the supply is constant DC (it is of infinite impedance). Given a desired output power, the required value of \( R_e \) can be calculated as,

\[
R_e = \frac{0.577(V_{DD} - V_{knee})^2}{P} \tag{9}
\]

where \( R_e \) is the optimum load resistance, \( V_{DD} \) is the drain voltage, and \( V_{knee} \) is the knee voltage of the CMOS transistor. The series load network is adjusted to a value below the fundamental frequency \( f_o \) to give the right inductive load at \( f_o \) in order to obtain the operation of the class-E PA with high efficiency. The output network load quality factor \( Q_L \) is defined as [9].

\[
Q_L = \frac{2\pi f_o L_o}{R_e} \tag{10}
\]

The tuning tank theoretical values can be calculated from,

\[
L_p = \frac{R_e Q_L}{2\pi f_o} \tag{11}
\]

\[
C_p = \frac{1}{2\pi f_o (Q_L - 1.152)} \tag{12}
\]

### V. The Proposed Class-E PA

The complete proposed circuit is shown in Figure 7, where the proposed circuit contains three main stages. The first stage is the class-F PA (driver stage), which is used to generate a square signal to turn the class-E PA from the on state to the off state and vice versa. This is used rather than logic gates, which avoids large power consumption and therefore increases the efficiency. The second stage is the proposed inductor-capacitor (LC) inter-stage which is used to produce an inverse phase response between the input voltage and the output voltage of the PA. Therefore, the PA's third intermodulation distortion (IMD3) will be zero. This procedure decreased GD variations, which improved the circuit linearity. The third stage is the class E PA which is used as the main PA as it has properties that simultaneously improve the linearity and achieve wideband input matching.

### IV. Matching Of The Proposed Circuit

The output network consists of a matching circuit that acts as a low-pass filter that matches the output. As displayed in figure 8, the output impedance of the driver stage (the class-F PA) is the input impedance of the main stage (the class-E PA). We employed the shunt and series resonance circuits to force the output impedance of the class-F PA to follow the optimum input impedance of the class-E PA in order to get sufficient power added efficiency (PAE) through the band.
\[ Z_{in} = \frac{1}{SC_1} + R_{b2} \]  

(13) \[ Z_{in} = \frac{1 + SC_1 R_{b2}}{SC_1} \]  

(14)
The proposed Hybrid Class-F class-E power amplifier

![Diagram of the proposed Hybrid Class-F class-E power amplifier]

**Figure 8.** Equivalent circuit model of the proposed Hybrid Class-F class-E power amplifier.

\[
Z_{\text{out}} = Z_{\text{in}} = \left[ \left[ \left( \frac{1}{SC_2} + \frac{1}{SC_3} \right) \right] \left[ \frac{1}{SC_4} + \frac{1}{SC_5} \right] \right] \left[ \frac{1}{SC_6} \right] \left[ \frac{1}{R_{b4}} \right]
\]

**Figure 9.** The proposed Hybrid Class-F class-E power amplifier.

![Figure 9](image)

\[
Z_{\text{out}} = Z_{\text{in}} = \left[ \left( \frac{1}{SC_2} + \frac{1}{SC_3} \right) \right] \left[ \frac{1}{SC_4} + \frac{1}{SC_5} \right] \left[ \frac{1}{SC_6} \right] \left[ \frac{1}{R_{b2}} \right]
\]

**Figure 10.** Equivalent circuit model of the proposed Hybrid Class-F class-E power amplifier.

**IV. RESULTS**

The Cadence Spectre simulator is used to simulate the proposed circuit using TSMC 130-nm technology. The PAE is an important measure for determining the PA’s performance, therefore the PAE is enhanced by using Class-F. The simulation of PAE as a function of input power at three different frequencies within UWB is plotted in Figure 9. The proposed circuit achieved a good PAE of 51.5% at 8GHz, 35% at 10GHz and 22% at 6GHz, which is considered a good PAE that is stable for the application where the size of the battery is crucial, as a larger battery size is not required as a result of the increased circuit efficiency. The PAE as a function of frequency are plotted in Figure 10 across the band from 3 to 11 GHz. The PAE maximum at 8GHz and has good results for the range from 6.2 GHz to 10 GHz.

Figure 11 shows the results of a simulation the output power versus the input power signal at three different frequencies across the operating bandwidth. The simulation output power is 26 dBm at 8G, 25 dBm at 10G, and 19 dBm at 6G. As displayed, the output power increases rapidly with low input power and reaches to saturation after a few input powers, which is a good performance. The power output from the UWB transmitters needs to be not high to avoid interfering with the communication networks that are already in existence within the UWB. Also, the output power as a function of frequency is plotted in Figure 12 across the band from 3 to 11 GHz. The output power is maximum at 8 GHz and still approximately constant till 11 GHz.
Another crucial measure for any amplifier is the linearity. The term “linearity” describes the linear alteration of the PA's output power with respect to input power. Figure 13 shows the output-referred IP3 (OIP3) after and before the use of an inductor-capacitor (LC) inter-stage circuit, which demonstrates how the linearity of the circuit improved after using an inductor-capacitor (LC) inter-stage circuit. In Figure 14, the UWB S-parameter of proposed PA's circuit is illustrated. The average S21 is 24 dB which achieved high gain and S12 is smaller than -42 dB which has a good isolation. As a result of forcing the output impedance of class F to follow the optimum input impedance of class E and using the broadband matching network at the output, S11 and S22 are less than -10 dB of the entire band, that is mean a good input and output matching, which reduce losses and increases output power.

The Kf test is used to determine the intended circuit stability, as illustrated in Figure 15, Kf is more than one over the whole design band.
Table 1 shows the performance comparison of the proposed circuit to the previously reported work, which illustrates that the circuit achieves a very good performance in the operating frequency band.
Table 1. Comparison between the proposed technique and the previous work.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Tech. [nm]</th>
<th>Volt. [V]</th>
<th>Freq. GHz</th>
<th>Max. output dBm</th>
<th>S11(dB)</th>
<th>S22 (dB)</th>
<th>Dissipated Power (mW)</th>
<th>Max. PAE%</th>
</tr>
</thead>
<tbody>
<tr>
<td>[10]**</td>
<td>HBT</td>
<td>3.4</td>
<td>1.7 to 2</td>
<td>28</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>40</td>
</tr>
<tr>
<td>[11]**</td>
<td>180</td>
<td>3.3</td>
<td>2.4</td>
<td>24.4</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>22</td>
</tr>
<tr>
<td>[12]**</td>
<td>45 nm</td>
<td>1.5</td>
<td>3.1-10.6</td>
<td>10</td>
<td>&lt;-10</td>
<td>&lt;-10</td>
<td>125</td>
<td>N/A</td>
</tr>
<tr>
<td>[13]*</td>
<td>65</td>
<td>1.2</td>
<td>3.1-10.6</td>
<td>6.8</td>
<td>&lt;-7</td>
<td>&lt;-10</td>
<td>15.5</td>
<td>29.5</td>
</tr>
<tr>
<td>[14]**</td>
<td>65</td>
<td>2.5</td>
<td>2.4</td>
<td>10.7</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>70</td>
</tr>
<tr>
<td>[15]*</td>
<td>180</td>
<td>1.8</td>
<td>2.5 to 5</td>
<td>14.6</td>
<td>&lt;-1.29</td>
<td>&lt;-10.11</td>
<td>77.3</td>
<td>47.5</td>
</tr>
<tr>
<td>[16]**</td>
<td>130</td>
<td>2</td>
<td>7.8 to 11.5</td>
<td>12</td>
<td>&lt;-9</td>
<td>&lt;-5</td>
<td>58</td>
<td>20</td>
</tr>
<tr>
<td>This work*</td>
<td>130</td>
<td>1.8</td>
<td>3.1 to 10.6</td>
<td>26.4</td>
<td>&lt;-10</td>
<td>&lt;-7</td>
<td>34</td>
<td>54</td>
</tr>
</tbody>
</table>

*Simulation results ** Measurements

VI. CONCLUSION

The design of a wideband hybrid class-F class-E PA with a proposed inductor-capacitor (LC) interstage is proposed. It is pointed out that the Class-F PA stage is the best driver for the class-E power amplifiers as it improves transmitter output power, allows wideband RF transmission and improves the PAE of the proposed circuit. The proposed inductor-capacitor (LC) interstage improved the linearity of the proposed PA. The proposed circuit realizes a PAE above % with an output power greater than 26 dBm. Furthermore, the power gain is greater than 27 dB while the group delay variation is ±44 ps through the band from 3.1 to 10.6 GHz, which is a higher performance comparison to the previously reported work. The proposed power amplifier aims to satisfy the requirements of 5G NR at 3.5GHz in terms of linearity, power-adding efficiency, and output power.

REFERENCES


